

BUS ARCHITECTURE FOR SYSTEM ON A CHIP

ABSTRACT OF THE DISCLOSURE

A multiple bus architecture for a system on a chip including bridges for decoupling clock frequencies of individual bus masters from peripherals they are accessing.

- 5 Each bridge interfaces to all bus masters in the system that require access to the peripherals it interfaces to.

SF 1116012 v1